Jump to content

eesj

Members
  • Posts

    54
  • Joined

  • Last visited

Everything posted by eesj

  1. I actually contacted him via email with my resume. I also prepared a portfolio showing past projects and my current research to give him more detail on my past/present work. He then asked to schedule a phone interview and after a meeting with two of my references.
  2. If I interviewed with an advisor and he agrees to take me as a student prior to admissions, will this help me get in? I interviewed with a prof at Columbia and he asked me to notify as soon as I applied to the university.
  3. Hi All, I am considering a EE PhD and need some advice on my chances of getting into some universities, as well as what would help increase my chances of getting in. My GPAs are: 2002- 2007 BSEE: 3.16/4.0 Overall, 3.43/4.0 Major -Co-Op: Worked with a very well known semiconductor company full time my senior year 2008-2010 MSEE: 3.43/4.0 -- Completed an MS Project (not Thesis) - Worked full time throughout the entire program as an design engineer with my companies (a very well known defense contractor) R&D group - Company has submitted two inventions for patent to USPTO (one inventor, one co-inventor) both are RFIC/RF System patent applications - Will receive very good letters of recommendation from VPs and Fellows GRE: Prepping for this and will take it before 2011 My target schools are UC Irvine,Davis,San Diego and my fall back is Santa Clara U (interviewed with professor already), I also have an interview with a professor at Columbia. I have chosen these schools since they do not have a minimum GPA to apply or I will meet their minimum and I each have professors that I would like to work with. Can anyone comment on my chances of admissions?? Thanks
  4. Hi All, I am considering a EE PhD and need some advice on my chances of getting into some universities, as well as what would help increase my chances of getting in. My GPAs are: 2002- 2007 BSEE: 3.16/4.0 Overall, 3.43/4.0 Major -Co-Op: Worked with a very well known semiconductor company full time my senior year 2008-2010 MSEE: 3.43/4.0 -- Completed an MS Project (not Thesis) - Worked full time throughout the entire program as an design engineer with my companies (a very well known defense contractor) R&D group - Company has submitted two inventions for patent to USPTO (one inventor, one co-inventor) both are RFIC/RF System patent applications - Will receive very good letters of recommendation from VPs and Fellows GRE: Prepping for this and will take it before 2011 My target schools are UC Irvine,Davis,San Diego and my fall back is Santa Clara U (interviewed with professor already), I also have an interview with a professor at Columbia. I have chosen these schools since they do not have a minimum GPA to apply or I will meet their minimum and I each have professors that I would like to work with. Can anyone comment on my chances of admissions?? Thanks!
×
×
  • Create New...

Important Information

This website uses cookies to ensure you get the best experience on our website. See our Privacy Policy and Terms of Use